Logo for Altera

Design Verification Engineer

Role overview

Qualifications

  • BSc in Electrical Engineering, Computer Engineering, or equivalent
  • 0–5 years of experience in digital design or verification (internships, academic projects, or industry)
  • Working knowledge of SystemVerilog and basic familiarity with UVM concepts
  • Solid digital design fundamentals: synchronous logic, FSMs, pipelining, clock domain crossing

Responsibilities

  • Develop and maintain SystemVerilog/UVM verification environments for SerDes and PHY blocks
  • Write testbenches, functional coverage models, and assertions
  • Run simulations, analyze failures, and debug both RTL and testbench issues
  • Collaborate with design, architecture, and analog teams on block-level and top-level verification

About the company

Altera logo

Altera

Semiconductors

Altera: Accelerating Innovators Altera, an Intel Company, provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.

Company details

IndustrySemiconductors
Company size1001 - 5000

Your match analysis

See how your profile stacks up against this role.

We compared the job requirements to your profile to show where you're strong and where you fall short.

Job description

Job Details:

Job Description:

We're looking for a talented, self-motivated engineer to join our Design Verification team. We work on some of the most technically challenging silicon in the industry, spanning digital and analog design, DSP pipelines, and firmware-hardware co-verification.

This role is ideal for an early-career engineer who wants to build deep technical expertise in high-speed silicon verification. You'll work alongside experienced engineers on real silicon shipping to production, with plenty of opportunity to learn, grow, and take ownership as you ramp up.

What We Build

Our team develops and verifies high-speed SerDes IP — the physical layer technology that moves data at speeds from 10Gbps to 100Gbps+ across PCIe, Ethernet, and other industry-standard interfaces. Getting this right matters: the world's data moves through what we build.

What You'll Do

  • Develop and maintain SystemVerilog/UVM verification environments for SerDes and PHY blocks
  • Write testbenches, functional coverage models, and assertions
  • Run simulations, analyze failures, and debug both RTL and testbench issues
  • Collaborate with design, architecture, and analog teams on block-level and top-level verification

About Altera

Altera is the world's largest independent, pure-play FPGA company. Our programmable logic devices power data centers, telecommunications infrastructure, AI accelerators, and industrial systems. Recently spun out from Intel as an independent company, we combine decades of FPGA heritage with the focus and agility of a fresh start.

Qualifications:

  • BSc in Electrical Engineering, Computer Engineering, or equivalent

  • 0–5 years of experience in digital design or verification (internships, academic projects, or industry)
  • Working knowledge of SystemVerilog and basic familiarity with UVM concepts
  • Solid digital design fundamentals: synchronous logic, FSMs, pipelining, clock domain crossing
  • Strong analytical and debug mindset — you enjoy getting to the bottom of a problem
  • Good communication skills in English (spoken and written)

Job Type:

Regular

Shift:

Shift 1 (Romania)

Primary Location:

Bucharest, Romania (Remote)

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Apply once. Then go straight to the hiring manager.

After you apply, unlock the direct contact details of the people who actually make the call. A quick follow-up makes you 5x more likely to land an interview.

MR

Marcus Rivera

Chief Revenue Officer

m.rivera@company.com
linkedin.com/in/marcusrivera
Unlocked after you apply
·

Solution Engineer Related jobs

Other jobs at Altera

Premium

Reach out to the hiring manager directly.

Gain access to the contact details of the hiring managers who actually decide, and reach out to network with them directly. That, plus more when you upgrade:

  • Full match report with fit score and gaps
  • Career diagnostics on how recruiters read you
  • Curated company matches and warm intros
  • 48h early access to new roles

Cancel anytime.