Logo for Ciena

FPGA Verification Engineer

Role overview

Qualifications

  • Bachelor's degree OR Master's degree in Engineering or equivalent
  • Minimum 2+ experience as an FPGA/ASIC verification engineer
  • Development of testbench environments using SystemVerilog and UVM
  • Utilization of standard interfaces such as PCIe, I2C, and SPI

Responsibilities

  • Establish verification methodology, architecture, and infrastructure
  • Collaborate with the design team to define test priorities and coverage targets
  • Create verification plans
  • Create and execute test cases

Key facts

Hard skills

Other skills

  • Communication
  • Teamwork
  • Self-Motivation
  • Creativity
  • Detail Oriented

About the company

Ciena logo

Ciena

Telecommunications Equipment Manufacturing

Ciena (NYSE:CIEN) is a global leader in optical and routing systems, services, and automation software. We build the world’s most adaptive networks to address ever-increasing digital demands for richer, more connected experiences for all users. For three-plus decades, we’ve brought our innate sense of humanity to our relentless pursuit of innovation. We prioritize deep, collaborative relationships within our teams, and alongside our customers, partners, and communities—local and global.

Company details

Company typeXLarge
IndustryTelecommunications Equipment Manufacturing
Company size5001 - 10000

Your match analysis

See how your profile stacks up against this role.

We compared the job requirements to your profile to show where you're strong and where you fall short.

Job description

As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We’re a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being—on and off the job. Connect with a career that matters.


FPGA verification engineering plays a key role in delivering reliable Packet-Optical Platform solutions at Ciena. This role contributes to chip-level and block-level verification activities across FPGA designs by developing verification infrastructure, executing verification plans, and driving coverage goals that support product quality.


How you will make an impact:

  • Establish verification methodology, architecture, and infrastructure, including models, generators, monitors, and scoreboards.
  • Collaborate with the design team to define test priorities and coverage targets
  • Create verification plans
  • Create and execute test cases
  • Create and maintain regression suites and provide verification reports
  • Participate in chip-level verification activities for FPGA designs
  • Participate in block-level verification activities for FPGA designs

The must haves:

  • Education: Bachelor's degree OR Master's degree in Engineering or equivalent.
  • Experience: Minimum 2+ experience as an FPGA/ASIC verification engineer.
  • Development of testbench environments using SystemVerilog and UVM.
  • Application of directed and constrained-random stimulus generation.
  • Problem solving and debugging skills.
  • Ability to prioritize work and make trade-offs within FPGA design timelines.
  • Utilization of standard interfaces such as PCIe, I2C, and SPI, and application of Ethernet packet structures and interfaces, including CAUI, XLAUI, XAUI, and XFI.
  • Experience with Mentor Graphics and/or Synopsys verification tools.

Nice to haves:

  • Excellent verbal and written communication skills.
  • Ability to work independently and in a team environment and willingness to learn new skills.
  • Excellent interpersonal and team skills.
  • Highly motivated and creative.
  • Well organized, thorough, and detail oriented.


Pay Range: The annual salary range for this position is $94,700 - $151,300 USD.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard.  Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Apply once. Then go straight to the hiring manager.

After you apply, unlock the direct contact details of the people who actually make the call. A quick follow-up makes you 5x more likely to land an interview.

MR

Marcus Rivera

Chief Revenue Officer

m.rivera@company.com
linkedin.com/in/marcusrivera
Unlocked after you apply
·

FPGA Engineer Related jobs

Other jobs at Ciena

Premium

Reach out to the hiring manager directly.

Gain access to the contact details of the hiring managers who actually decide, and reach out to network with them directly. That, plus more when you upgrade:

  • Full match report with fit score and gaps
  • Career diagnostics on how recruiters read you
  • Curated company matches and warm intros
  • 48h early access to new roles

Cancel anytime.