Logo for Cadence Design Systems

Principal Design Engineer(Virtual Solution)

Role overview

Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field with 5-10 years’ experience
  • Strong expertise in high-speed protocols such as PCIe, CXL, AMBA, UCIe, Ethernet
  • Strong RTL design experience (SystemVerilog / Verilog)
  • Strong C/C++ development experience for modeling, testbench, or system integration

Responsibilities

  • Design and develop system-level AVIP solutions for emulation/prototyping platforms
  • Build and integrate Accelerated Verification IP environments for complex SoC and subsystem validation
  • Develop end-to-end verification flows including AVIP integration, testbench and system modeling, and bare-metal / driver-level validation
  • Architect scalable solutions for multi-protocol system validation across multiple clock domains

Key facts

Other skills

  • Communication
  • Problem Solving
  • Adaptability
  • Collaboration

About the company

Cadence Design Systems logo

Cadence Design Systems

Computer Software / SaaS

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and IP are used by customers to deliver products to market faster. The company's Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud, data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For.

Company details

Company typeLarge
IndustryComputer Software / SaaS
Company size10001

Your match analysis

See how your profile stacks up against this role.

We compared the job requirements to your profile to show where you're strong and where you fall short.

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Key Responsibilities

  • Design and develop system-level AVIP solutions for emulation/prototyping platforms (Palladium, Protium)
  • Build and integrate Accelerated Verification IP environments for complex SoC and subsystem validation
  • Develop end-to-end verification flows including:
    • AVIP integration
    • Testbench and system modeling
    • Bare-metal / driver-level validation
  • Architect scalable solutions for multi-protocol system validation across multiple clock domains
  • Optimize solutions for performance, scalability, and emulation efficiency
  • Develop custom test cases, tools, and automation to enable advanced use models (embedded / co-emulation / hybrid flows)
  • Work closely with cross-functional teams (PE, AE, customers) to debug and resolve system-level issues
  • Contribute to next-generation AVIP methodology evolution, including integration with AI/ML-based verification flows
  • Support customer enablement, including bring-up, debug, and solution deployment

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field with 5-10 years’ experience
  • Strong expertise in high-speed protocols such as:
    • PCIe, CXL, AMBA, UCIe, Ethernet (at least one)
  • Strong RTL design experience (SystemVerilog / Verilog)
  • Strong C/C++ development experience for modeling, testbench, or system integration
  • Solid understanding of:
    • System-level verification methodologies
    • Emulation / acceleration flows
  • Hands-on experience with Palladium / Protium / FPGA / emulation platforms is strongly preferred
  • Good debugging skills for complex system integration issues

Preferred Qualifications

  • Experience developing or using AVIP (Accelerated VIP) solutions
  • Experience with end-to-end system validation flows (simulation → emulation → prototyping)
  • Knowledge of UVM and verification frameworks
  • Knowledge of Qemu/Gem5 or other system emulation projects
  • Experience with multi-language environments (SV + C/C++ + Python)
  • Familiarity with Emulation/Prototyping flows
  • Exposure to AI/ML techniques applied to verification or tooling
  • Strong problem-solving skills and ability to work independently

Soft Skills

  • Excellent English communication skills (both verbal and written) are required
  • Strong learning capability and adaptability to new technologies
  • Ability to collaborate across global teams
  • Proactive mindset in problem solving and customer engagement

We’re doing work that matters. Help us solve what others can’t.

Apply once. Then go straight to the hiring manager.

After you apply, unlock the direct contact details of the people who actually make the call. A quick follow-up makes you 5x more likely to land an interview.

MR

Marcus Rivera

Chief Revenue Officer

m.rivera@company.com
linkedin.com/in/marcusrivera
Unlocked after you apply
·

Industrial Designer Related jobs

Other jobs at Cadence Design Systems

Premium

Reach out to the hiring manager directly.

Gain access to the contact details of the hiring managers who actually decide, and reach out to network with them directly. That, plus more when you upgrade:

  • Full match report with fit score and gaps
  • Career diagnostics on how recruiters read you
  • Curated company matches and warm intros
  • 48h early access to new roles

Cancel anytime.