Fusion Compiler

extra holidays - extra parental leave
Work set-up: 
Full Remote
Contract: 
Experience: 
Senior (5-10 years)
Work from: 

Offer summary

Qualifications:

Extensive experience in ASIC/SoC design and physical implementation., Proficiency in Synopsys Fusion Compiler, Design Compiler, and PrimeTime., Strong understanding of RTL synthesis, floorplanning, placement, and timing closure., Excellent communication and instructional skills for training delivery..

Key responsibilities:

  • Deliver hands-on training sessions on Fusion Compiler and related tools.
  • Guide learners through GUI and TCL-based design flows, including QoR optimization.
  • Support participants with tool usage, debugging, and best practices.
  • Customize training content for different engineering teams and clients.

Overture Rede logo
Overture Rede TPE https://www.overturerede.com/
11 - 50 Employees
See all jobs

Job description

This is a remote position.

Job Title: Freelance Trainer – Fusion Compiler
Location: Remote
Experience: 10+ Years
Engagement Type: Freelance 
Availability: Immediate preferred


Role Overview:

We are seeking an experienced trainer to deliver hands-on sessions on Synopsys Fusion Compiler, focusing on RTL-to-GDSII digital design flow. The ideal candidate should have a strong background in ASIC/SoC design, physical implementation, and optimization techniques using industry-standard EDA tools.



Key Responsibilities:
  • Deliver structured training on RTL synthesis, floorplanning, placement, clock tree synthesis, routing, and timing closure using Fusion Compiler

  • Guide learners through GUI and TCL-based flows, MCMM setup, and power intent implementation

  • Provide real-world examples and lab exercises for QoR optimization (area, power, timing)

  • Support participants with tool usage, debugging, and design best practices

  • Customize content for design engineers, physical design teams, and corporate clients


Required Skills:
  • Proficiency in Fusion Compiler, Design Compiler, and PrimeTime

  • Strong understanding of ASIC design flow, standard cell libraries, and physical design constraints

  • Experience with TCL scripting, floorplanning, and timing analysis

  • Familiarity with MCMM, low-power design, and DFT-aware synthesis

  • Excellent communication and instructional delivery skills







Salary:

7 - 10 K

Required profile

Experience

Level of experience: Senior (5-10 years)
Spoken language(s):
English
Check out the description to know which languages are mandatory.

Other Skills

  • Communication

Related jobs