Role overview

Qualifications

Bachelor's or master's degree in electrical engineering, computer engineering, or a related field
10+ years of experience in ASIC or FPGA design verification
Expertise in HDL (Verilog/VHDL) and HVL (SystemVerilog), with hands-on UVM-based testbenches
Proficiency in modern verification methodologies (CDV and ABV)

Responsibilities

Collaborate with architects and design engineers to understand IP specifications and define comprehensive verification strategies and test plans
Develop robust, reusable, and constrained-random verification environments using SystemVerilog and UVM
Create directed and random test cases and test sequences to exercise design functionality and uncover potential bugs
Define and track functional and code coverage metrics to ensure verification completeness and drive coverage closure; develop automation scripts and infrastructure using Python or Perl to improve verification efficiency and flows

Key facts

Remote from: India
Full time
Expert & Leadership (>10 years)
English

Hard skills

Direct Programming Interface Test Studio Python (Programming Language) Custom Scripting Engineering Documentation Analytics Code Coverage Test Planning Root Cause Analysis Hardware Acceleration Perl (Programming Language) Tcl (Programming Language) Formal Methods Regression Testing PCI Express Ethernet Cross-Functional Collaboration

Other skills

Communication
Analytical Skills
Teamwork
Detail Oriented
Problem Solving

About the company

Altera

Altera: Accelerating Innovators Altera, an Intel Company, provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.

Company details

Company size1001 - 5000

Links

Website LinkedIn See all jobs

Your match analysis

See how your profile stacks up against this role.

We compared the job requirements to your profile to show where you're strong and where you fall short.

Job description

Job Details:

Job Description:

Altera is looking for a talented and driven Principal Verification Engineer to Designs, develops, validates, and/or debugs software abstractions and frameworks for acceleration with FPGAs to support embedded, data center, and communication clients.

Key Responsibilities:

Collaborate with architects and design engineers to understand IP specifications and define comprehensive verification strategies and detailed test plans.
Develop robust, reusable, and constrained-random verification environments using SystemVerilog and UVM (Universal Verification Methodology).
Create and implement directed and random test cases and test sequences to exercise design functionality and uncover potential bugs.
Develop verification components, including drivers, monitors, scoreboards, and checkers.
Utilize SystemVerilog Assertions (SVA) and formal verification methods to enhance bug detection and verify complex properties.
Execute simulation regressions, debug test failures, analyze root causes, and work with designers to implement corrective measures.
Define and track functional and code coverage metrics to ensure verification completeness and drive coverage closure.
Develop automation scripts and infrastructure using languages like Python or Perl to improve verification efficiency and flows.
Participate in technical reviews of specifications, design documents, and test plans, providing valuable input and feedback.

Qualifications:

Bachelor's or master's degree in electrical engineering, Computer Engineering, or a related field.
10+ years of experience in ASIC or FPGA design verification.
Expertise in Hardware Description Languages (HDL) like Verilog or VHDL and Hardware Verification Languages (HVL) such as System Verilog.
Strong hands-on experience in developing UVM-based testbenches and verification components.
Proficiency in modern verification methodologies, including coverage-driven verification (CDV) and assertion-based verification (ABV).
Familiarity with industry-standard protocols such as AMBA (AXI, ACE, CHI, APB), PCIe, or Ethernet is a plus.
Experience with simulation and debug tools.
Strong scripting skills in Python, Perl, or TCL or automation and data analysis.
Excellent analytical, problem-solving, and debugging skills.
Strong communication skills and the ability to work effectively in a collaborative, cross-functional team environment.

Job Type:

Regular

Shift:

Shift 1 (India)

Primary Location:

New Delhi, India (Remote)

Additional Locations:

Bengaluru, Karnataka, India

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Apply once. Then go straight to the hiring manager.

After you apply, unlock the direct contact details of the people who actually make the call. A quick follow-up makes you 5x more likely to land an interview.