Match score not available

Senior ASIC Design Engineer

Remote: 
Full Remote
Contract: 
Salary: 
123 - 123K yearly
Experience: 
Senior (5-10 years)
Work from: 

Offer summary

Qualifications:

BS and/or MS in Electrical Engineering, Computer Science, or related field, Minimum 10+ years in ASIC RTL design, Strong understanding of digital design fundamentals, In-depth knowledge of Verilog/System Verilog, Self-motivated with team collaboration skills.

Key responsabilities:

  • Responsible for all aspects of digital SoC design
  • Work with system architects and engineers on communication semiconductors
  • Define ASIC internal/external interactions and data flow
  • Deliver designs meeting power, performance, and area goals
  • Act as a trusted self-starter with minimal oversight
Ethernovia logo
Ethernovia SME https://www.ethernovia.com/
51 - 200 Employees
See more Ethernovia offers

Job description

About Ethernovia, Inc.

Ethernovia is fundamentally changing how cars of the future are built by unifying in-vehicle networks into an end-to-end Ethernet system. Founded in 2018, we’re inventing the future of automobile’s communication! We are transforming automobiles’ communication network to enable the autonomous driving, electrical vehicle (EV) and software defined revolutions. Our breakthrough compute, communication, and software virtualization ushers in a new era of car connectivity and capabilities. We bring together, accelerate, and unify the car’s cameras/sensors, compute, and outside world to enable new advanced driver assistance features and services.

Ethernovia's co-founders are serial technology entrepreneurs with multiple prior successful ventures together. We are well-funded and backed by some of the worlds’ leading technology investors, having secured $64m in Series A funding. (Ethernovia Raises $64 Million to Accelerate the Revolution of Vehicle Networks | Business Wire). Our financial backers include Porsche SE, Qualcomm, AMD, and Western Digital

Exciting news announced January 2024: Our CEO Ramin Shirani Named MotorTrend Software-Defined Vehicle Innovator Awards Winner (ethernovia.com) 

September 2023: Continental and Ethernovia Announce Partnership to Develop Automotive Switch in 7nm
 - Ethernovia

Connected Car News: Helios, Continental, Ethernovia, Avanci, BMW, Mapbox, Porsche, SEMA, Honda, UltraSense, Flex Logix, Diodes Inc., Garmin, Toyota & Caruso | auto connected car news

With talented employees on 4 continents, we have filed > 50 patents to date.

Join Ethernovia’s team to make a lasting impact on the future of mobility. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive their design from concept to silicon to their next car.

Senior ASIC Design Engineer

Summary:

  • As a Senior ASIC Design Engineer, you will be responsible for all aspects of digital SoC design, from micro-architecture specification, RTL, verification, synthesis, lint, CDC, LEC, and static timing analysis to deliver a design meeting target power, performance, and area goals.
  • Work with system architects, software, hardware, and verification engineers to plan, architect, design, implement, and deliver advanced automotive communication semiconductors and systems.
  • You will be on the leading edge of the development and definition of advanced, high-performance custom silicon that embodies functions from a wide range of protocols, algorithms, and applications.
  • Expected to flesh out product definitions with precise specifications of: an ASIC's internal and external interactions, data flow, processing algorithms across a number of disciplines, resource management, and software interfaces.
  • You will be a trusted self-starter who can work with very little guidance or oversight.
  • This position is located in: Canada - Remote

Key Qualifications:

  • BS and/or MS in Electrical Engineering, Computer Science, or related field
  • Minimum 10+ years of ASIC RTL design and/or architecture experience
  • Proven track record with the development of complex SoCs
  • Strong understanding of digital design fundamentals and methodologies
  • In-depth knowledge of Verilog/System Verilog and simulation tools.
  • Self-motivated and able to work effectively both independently and in a team

Additional Success Factors:

Experience in any of the following areas:

  • Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols)
  • Video standards, protocols, processing
  • Digital signal processing filters
  • IP integration (SerDes, controllers, processors, etc.)
  • Perl, TCL, C/C++, Make

Personal Skills:

  • Excellent communication/documentation skills.
  • Attention to details.
  • Collaboration across multidisciplinary and international teams.

What You Can Expect From Ethernovia:

  • Technology depth and breadth expansion that can’t be found in a large company
  • Opportunity to grow your career as the company grows
  • Pre IPO stock options
  • Cutting edge technology
  • World class team
  • Competitive base salary
  • Flexible hours
  • Medical, dental and vision insurance for employees
  • Flexible vacation time to promote a healthy work-life balance

 

Required profile

Experience

Level of experience: Senior (5-10 years)
Spoken language(s):
English
Check out the description to know which languages are mandatory.

Other Skills

  • Self-Motivation
  • Verbal Communication Skills
  • Collaboration
  • Detail Oriented

ASIC Designer Related jobs