Offer summary
Qualifications:
Bachelor's Degree in EE, CS or CE, 5+ years of ASIC DV experience, Proficient in C++, OOP, UVM, System Verilog, Deep understanding of verification concepts, Experience with large scale design challenges.Key responsabilities:
- Define and execute verification strategies
- Build and improve verification infrastructure
- Collaborate with project architects and designers