STA Lead_HCL_Bangalore

Remote: 
Full Remote
Contract: 
Work from: 

Offer summary

Qualifications:

Bachelor's degree in Computer Science, Electrical Engineering, or related field., 5+ years of hands-on experience in Synthesis and Static Timing Analysis., Proficiency in TCL scripting and UNIX environment., Strong knowledge of timing closure at subsystem, block, and chip levels..

Key responsibilities:

  • Lead and mentor a team of 4 to 5 members in STA and Synthesis processes.
  • Coordinate with design team counterparts in RTL design, Physical design, and DFT.
  • Perform logical equivalence checks and fix timing violations using manual ECOs.
  • Engage in client interface and ensure effective communication with stakeholders.

CodersBrain logo
CodersBrain SME https://www.codersbrain.com/
201 - 500 Employees
See all jobs

Job description

Role: STA lead 
Location: Bangalore.
Experience: 5+ Y
Company Name: HCL
Notice Period : Immediate to 30 Days

Below is the JD for STA Lead 5+yrs.

 
STA / Synthesis (Design Implementation) Lead LD:
●     Hand-on Experience and Comprehensive knowledge of Synthesis and Static Timing Analysis.
●     Hands-on experience on Logical aware Synthesis, Logical Equivalence check and Static Timing analysis.
●     Hands-on the DMSA flow to fix pre and post STA timing.
●     Knowledge on the Timing closure on Sub system level & Block level and Chip level.
●     Knowledge on Writing Manual ECO’s to fix timing violations and DRC’s.
●     Knowledge on constraint development.
●     Good Knowledge of TCL scripting and UNIX env.
●     Leading the team 4 to 5 team members by guiding and mentoring on the STA /Synthesis.
●     Should Co-ordinate with design team counterparts in RTL design, Physical design and DFT.
●     Good communication skills and client interface role

Required profile

Experience

Spoken language(s):
English
Check out the description to know which languages are mandatory.

Other Skills

  • Communication
  • Leadership

Related jobs